



N-Channel Enhancement Mode Field Effect Transistor



Top View

PDFN5060-8L



Product Summary

NMOS(Die1/Die2)

- V_{DS} 60V
- I_D 20A
- $R_{DS(ON)}$ (at $V_{GS}=10V$) $<30m\Omega$
- $R_{DS(ON)}$ (at $V_{GS}=4.5V$) $<40m\Omega$
- 100% EAS Tested
- 100% ∇V_{DS} Tested

General Description

- Excellent package for heat dissipation
- High density cell design for low $R_{DS(ON)}$
- Moisture Sensitivity Level 1
- Part no. with suffix "Q" means AEC-Q101 qualified

Applications

- Power switching application
- Uninterruptible power supply
- DC-DC convertor
- 12V, 24V Automotive systems

■ Absolute Maximum Ratings ($T_A=25^\circ C$ unless otherwise noted)

Parameter		Symbol	Limit(N-Die1/Die2)	Unit
Drain-source Voltage		V_{DS}	60	V
Gate-source Voltage		V_{GS}	± 20	V
Drain Current	$T_A=25^\circ C$	I_D	6	A
	$T_A=100^\circ C$		4	
	$T_C=25^\circ C$		20	
	$T_C=100^\circ C$		12.5	
Pulsed Drain Current ^A		I_{DM}	50	A
Avalanche energy ^B		EAS	40	mJ
Total Power Dissipation ^C	$T_A=25^\circ C$	P_D	2.5	W
	$T_A=100^\circ C$		1	
	$T_C=25^\circ C$		69	
	$T_C=100^\circ C$		27	
Thermal Resistance Junction-to-Ambient ^D		$R_{\theta JA}$	50	$^\circ C/W$
Thermal Resistance Junction-to-Case		$R_{\theta JC}$	1.8	$^\circ C/W$
Junction and Storage Temperature Range		T_J, T_{STG}	-55~+150	$^\circ C$

■ Ordering Information (Example)

PREFERRED P/N	PACKING CODE	Marking	MINIMUM PACKAGE(pcs)	INNER BOX QUANTITY(pcs)	OUTER CARTON QUANTITY(pcs)	DELIVERY MODE
YJGD20N06AQ	F1	YJGD20N06A	5000	10000	100000	13" reel



YJGD20N06AQ

■ NMOS(Die1/Die2) Electrical Characteristics (T_J=25°C unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Static Parameter						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V, I _D =250μA	60			V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =60V, V _{GS} =0V			1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V, V _{DS} =0V			±100	nA
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =250μA	1	1.5	2.5	V
Static Drain-Source On-Resistance	R _{DS(on)}	V _{GS} =10V, I _D =20A		23	30	mΩ
		V _{GS} =4.5V, I _D =10A		28	40	mΩ
Diode Forward Voltage	V _{SD}	I _S =20A, V _{GS} =0V			1.2	V
Gate resistance	R _G	f=1MHz		2		Ω
Dynamic Parameters						
Input Capacitance	C _{iss}	V _{DS} =25V, V _{GS} =0V, f=1MHz		1250		pF
Output Capacitance	C _{oss}			80		
Reverse Transfer Capacitance	C _{rss}			60		
Switching Parameters						
Total Gate Charge	Q _g	V _{GS} =10V, V _{DS} =30V, I _D =20A	-	23	-	nC
Gate-Source Charge	Q _{gs}		-	3	-	
Gate-Drain Charge	Q _{gd}		-	6	-	
Reverse Recovery Charge	Q _{rr}	I _F =20A, di/dt=100A/us	-	17.5	-	nC
Reverse Recovery Time	t _{rr}		-	23.5	-	ns
Turn-on Delay Time	t _{D(on)}	V _{GS} =10V, V _{DD} =30V, I _D =20A R _{GEN} =3Ω	-	5	-	ns
Turn-on Rise Time	t _r			44		
Turn-off Delay Time	t _{D(off)}			19		
Turn-off fall Time	t _f			2		

A. Repetitive rating; pulse width limited by max. junction temperature.

B. T_J=25°C, V_{DD}=40V, V_G=10V, L=1mH, I_{AS}=9A.

C. P_d is based on max. junction temperature, using junction-case thermal resistance.

D. The value of RθJA is measured with the device mounted on 1in2 FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power dissipation PDSM is based on RθJA ≤ 10s and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design.



YJGD20N06AQ

■NMOS(Die1/Die2) Typical Electrical and Thermal Characteristics Diagrams




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance Characteristics




Figure 4. Gate Charge




Figure 5. On-Resistance vs Gate to Source Voltage




Figure 6. Normalized On-Resistance



YJGD20N06AQ




Figure 7. RDS(on) VS Drain Current




Figure 8. Forward characteristics of reverse diode




Figure 9. Normalized breakdown voltage




Figure 10. Normalized Threshold voltage




Figure 11. Current dissipation




Figure 12. Power dissipation



YJGD20N06AQ




Figure 13. Maximum Transient Thermal Impedance





Figure 14. Safe Operation Area




YJGD20N06AQ


■ PDFN5060-8L-E-1.1MM Package information




Top View
正面视图



Bottom View
背面视图



Side View
侧面视图



Suggested Solder Pad Layout
Top View

SYMBOL	MILLIMETER		
	MIN	NOM	MAX
D	5.15	5.35	5.55
E	5.95	6.15	6.35
A	1.00	1.10	1.20
A1	0.254 BSC		
A2			0.10
D1	1.50	1.70	1.90
E1	3.52	3.72	3.92
D2	5.00	5.20	5.40
E2	5.66	5.86	6.06
E3	0.254 REF		
E4	0.21 REF		
L1	0.56	0.66	0.76
L2	0.50 BSC		
b	0.31	0.41	0.51
e	1.27 BSC		

Note:

1. Controlling dimension: in millimeters.
2. General tolerance: ± 0.10 mm.
3. The pad layout is for reference purposes only.



YJGD20N06AQ

Disclaimer

The information presented in this document is for reference only. Yangzhou Yangjie Electronic Technology Co., Ltd. reserves the right to make changes without notice for the specification of the products displayed herein to improve reliability, function or design or otherwise.

The product listed herein is designed to be used with automotive electronics, are not designed for use in medical, life-saving, lifesustaining, or military, Yangjie or anyone on its behalf, assumes no responsibility or liability for any damages resulting from such improper use of sale.

This publication supersedes & replaces all information previously supplied. For additional information, please visit our website [http:// www.21yangjie.com](http://www.21yangjie.com) , or consult your nearest Yangjie's sales office for further assistance.